caclHighIntervalInXmtCLP0Cells 1.3.6.1.4.1.9.9.133.1.2.2.1.31

The Upper 32 bit of the number of CLP0 cells received from the interface and transmitted to the switch fabric during 15 minute interval.