acLogicalHdlcRxFifoOverrun 1.3.6.1.4.1.2785.2.4.4.1.1.6

The total number of receive FIFO overruns that occurred in the hdlc controller for this specified channel number. This error occurs when attemps are made to write data to a channel which is already full.